While the topics of periodic and concurrent testing have been well researched in the literature, and techniques developed and deployed in mission critical systems for several years, the need for incorporating these techniques into nanometer technology chips is being felt now. Contrary to common belief, the need for periodic testing may exist even today and we may be missing failures during normal operation in dense chips. This panel debates on the need for periodically testing critical components of today's complex chips during in-use conditions in the field, and investigates the possible incompleteness of manufacturing time (one time) testing.
Nanometer technology designs face the dual problems of design correctness upon manufacture as well as after it. Issues in the former are better understood and solutions have been proposed based on design styles and design margins, and accompanying design automation. However, issues in the latter are only analysed for reliability, as against for errors due to hard or soft failures, which require periodic testing in the field itself. This problem is aggravated as design geometries shrink, with an increasingly larger mis-correlation between the expected behaviour in simulation and the actual behaviour in silicon, and the increased susceptibility of designs to internal disturbances, (e.g. switching conditions), and external disturbances, (e.g. atmospheric radiation), resulting in an increasingly larger probability of incorrect operation during normal operation.
Periodic testing in the field, in the form of test support built into the hardware system, has been employed in systems used in critical applications, e.g. mainframes in online transaction processing, process control systems, navigation control systems (including those used for spacecrafts), telephone exchanges, life saving equipment, high end test equipment, etc., where the operation must be uninterrupted and the tolerance to any error is nil. This panel will investigate the necessity of such forms of testing, (either concurrently with normal operation or at regular intervals), in a wider class of circuit functions built into today's complex chips, and sensitise the design and test community to this new challenge. The issues to be investigated include: While the above issues are waiting to be addressed, it must be borne in mind that they are likely to increase the test cost, as against being able to contain it. Two options will, therefore, emerge. In the first case, designs will be more conservative, compromising on performance and density while trying to meet reliability goals. Manufacturing time testing alone may be adequate. In the second case, designs will try to meet reliability goals without an obvious compromise on the performance or density. Manufacturing time testing alone may then be inadequate. On one hand, it appears that commodity applications can choose the first option, and only mission critical ones will have to contend with the second. On the other hand, it may become only too true that, independent of the application, the process technology and economics of chip fabrication will force test to be an ongoing process, even after manufacturing. . 
